

FIG. 1





FIG. 2







FIG. 4



```

graph TD
    48[NEXDMA state] -- Condition 4 --> 45[DMA state]
    45 -- Condition 1 --> 46[NEXCPU state]
    46 -- Condition 2 --> 47[CPU state]
    47 -- Condition 3 --> 48
  
```

Condition 1: CPBREQ & ((!DMPRIV & !DMBREQ) or (DMPRIV & DMBREQ2P))
 Condition 2: !WAIT (not in WAIT state)
 Condition 3: DMBREQ
 Condition 4: !(LOCK & CPBREQ) & !WAIT (not LOCKed and not in WAIT state)


```

DMA    : DMGNT = High,  DMGNTD = High
NEXCPU: DMGNT = Low,    DMGNTD = High
        (Bus use permission is transferred to CPU in next cycle)
CPU    : DMGNT = Low,    DMGNTD = Low
NEXDMA: DMGNT = High,    DMGNTD = Low
        (Bus use permission is transferred to DMAC in next cycle)

```

- & . . . logical multiplication
- or . . . logical sum
- ! . . . inversion of logic

FIG. 6



T050/0" 29086860

(A) CH-B (B) CH-A (E) CPU(C) CH-B (F) CPU(D) CH-C (G) CPU

FIG. 8




FIG. 9





FIG. 10

Semiconductor device






FIG. 12




FIG. 13




FIG. 14

